


Fig. 1



Preamble	Frame Start	201	202	Operation	203	Device ID	204	ExtID	205	Basic Address	206	TA1	207	Bus Hold	208	Data	209	CRC	210	TA2	211	ACK	212	Error	213	Frame End	214
----------	-------------	-----	-----	-----------	-----	-----------	-----	-------	-----	---------------	-----	-----	-----	----------	-----	------	-----	-----	-----	-----	-----	-----	-----	-------	-----	-----------	-----

Fig. 2

										(TA)				(SLAV-STUS)							
										ADDR		BH		Z1		Z2		BT2 Z3		SP	
PRE		H		OP		XTND		DEV		Z0		BT1 DATA_H		DATA_L		CRC		ACK E			
7	6	5	5	5	5	5	5	4	4	4	4	3	3	3	2	2	1	1	0	0	
4	0	9	8	7	6	4	3	1	0	3	2	1	4	3	2	5	4	3	2	10	

RD: H...		1	00	101	VV	XXXXXXX	0	AAAAAAA	Z	B	DDDDDDDD	0	DDDDDDDD	0	CCCCCCCC	0	1	0	0	1Z	
moe:.....		*	**	**	**	**	*	*****	.	*	*****	.	*****	.	*****	
soe:.....		*	*****	*	*****	*	*****	*	*	*	*	*	

WR: H...		1	00	001	VV	XXXXXXX	0	AAAAAAA	0	1	DDDDDDDD	0	DDDDDDDD	0	CCCCCCCC	Z	1	0	0	1Z	
moe:.....		*	**	**	**	**	*	*****	*	*	*****	*	*****	*	*****	
soe:.....		*	*	*	*	

crc_gen:		.	..	**	**	**	*	*****	.	.	*****	*	*****	*	
crc_chk:		.	..	**	**	**	*	*****	.	.	*****	*	*****	*	*****	

^ (restart if input not all 1's)																					
+---+																					

				(TA)				(SLAV-STUS)			
				BH		Z1		Z2		BT2 Z3 SP	
				BT1	DATA_H	DATA_L		CRC		ACK	E
H	SR	OP	ADDR								
PRE	5	44	4 4 4 4	3 3 3 3	2 2 2 2	1 1 1 1					
6	5	10	98 7 5 4 2 1	4 3 2 1	4 3 2	5 4 3					
RD: H...	1	00	VV AAAAAAAAA	Z B DDDDDDD	0 DDDDDDD	0 CCCCCCCC	0 1 0 0	1Z			
moe:.....	*	**	***	*****
soe:.....	*	*****	*	*	*	*
WR: H...	1	00	000 VV AAAAAAA	0 1 DDDDDDD	0 DDDDDDD	0 CCCCCCCC	Z 1 0 0	1Z			
moe:.....	*	**	***	*****	*	*****	*	*	.	.
soe:.....	*	*
crc_gen:	.	**	***	*****	*	*****	*	*	.	.
crc_chk:	.	**	***	*****	*	*****	*	*	.	.
				(restart if input not all 1's)							
				^ +---+							

Fig. 3B

Fig. 3C




Fig. 4




Fig. 5




Fig. 6

PRE	ST	OP	PRT	DEV	TA	ADDRESS/DATA	IDLE
6	3	33	32	2	1	11 1	0 0
4	3	21	09	8	4	3 9 87 6	1 0
Address	1...1	00	00	PPPPP	EEEE	10 AAAAAAAAAAAAAA	Z
Write	1...1	00	01	PPPPP	EEEE	10 DDDDDDDDDDDDDDD	Z
Read	1...1	00	11	PPPPP	EEEE	Z0 DDDDDDDDDDDDDDD	Z
Read inc.	1...1	00	10	PPPPP	EEEE	Z0 DDDDDDDDDDDDDDD	Z
Field	Bits						
PRE	64:33	(32)	--	preamble			
ST	32:31	(2)	--	start of frame			
OP	30:29	(2)	--	operation code			
(ADDR=00, WR=01, RD=11, RDINC=10)							
PRTAD	28:26	(5)	--	port address			
DEVAD	25:19	(5)	--	device address			
TA	18:17	(2)	--	bus turnaround phase & transfer acknowledge			
ADDR/DATA	16:1	(16)	--	address or data			
IDLE	0	(1)	--	end of transmission			
	65	--		transaction bit length			

Fig. 7
(Prior Art)